{"id":12392,"date":"2026-05-11T19:09:03","date_gmt":"2026-05-11T11:09:03","guid":{"rendered":"https:\/\/safarimw.com\/?p=12392"},"modified":"2026-05-11T19:09:03","modified_gmt":"2026-05-11T11:09:03","slug":"troubleshooting-pll-unlock-issues-in-your-satcom-buc-what-are-you-missing","status":"publish","type":"post","link":"https:\/\/safarimw.com\/da\/troubleshooting-pll-unlock-issues-in-your-satcom-buc-what-are-you-missing\/","title":{"rendered":"Troubleshooting PLL Unlock Issues in Your Satcom BUC: What Are You Missing?"},"content":{"rendered":"<p>A BUC loses its lock, and your entire Satcom link goes down. You've checked the reference signal, but the problem persists. The real cause might be hiding in plain sight.<\/p>\n<p><strong><a href=\"https:\/\/pubmed.ncbi.nlm.nih.gov\/36461473\/\" target=\"_blank\" rel=\"noopener noreferrer\">PLL unlock issues in BUCs are often caused by excessive power supply ripple, not just an unstable reference signal.<\/a><sup id=\"fnref-1\"><a href=\"#fn-1\" class=\"footnote-ref\">1<\/a><\/sup> To fix this, focus on your BUC's power circuit. Proper filtering, separate grounds, and linear regulators are essential for a stable lock and reliable performance.<\/strong><\/p>\n<p><img decoding=\"async\" src=\"https:\/\/safarimw.com\/wp-content\/uploads\/2026\/05\/Debug-BUC-circuits-with-scope-scaled.webp\" alt=\"A technician troubleshooting a BUC with an oscilloscope\"><\/p>\n<p>I remember a case a few years ago that perfectly illustrates this. We had a client with a BUC that kept losing its lock intermittently. They were convinced it was a faulty reference source. After hours of debugging, we found the real culprit. This experience taught me a valuable lesson. Let's dig into why the power supply is so critical.<\/p>\n<h2>Why Does Power Supply Ripple Wreak Havoc on a PLL?<\/h2>\n<p>Your BUC's PLL seems sensitive, dropping its lock unexpectedly. You suspect noise, but where is it coming from? The power supply might be injecting noise directly into your critical circuits.<\/p>\n<p><strong>Power supply ripple introduces unwanted noise and voltage variations. <a href=\"https:\/\/www.digikey.com\/en\/articles\/the-basics-of-voltage-controlled-oscillators-vcos\" target=\"_blank\" rel=\"noopener noreferrer\">A PLL's Voltage-Controlled Oscillator (VCO) is highly sensitive to these fluctuations.<\/a><sup id=\"fnref-2\"><a href=\"#fn-2\" class=\"footnote-ref\">2<\/a><\/sup> This noise can push the VCO's control voltage outside its locking range, causing the entire Phase-Locked Loop to unlock and fail.<\/strong><\/p>\n<p><img decoding=\"async\" src=\"https:\/\/safarimw.com\/wp-content\/uploads\/2026\/05\/ripple.webp\" alt=\"Diagram showing power supply ripple on a DC voltage line\"><\/p>\n<p>Let's break this down. The PLL's job is to generate a stable high-frequency signal by locking it to a lower-frequency reference. The core component is the VCO. The VCO's output frequency is directly controlled by a DC voltage. Any small change in this control voltage changes the output frequency. When your power supply has high ripple, it's like adding an unwanted AC signal on top of your clean DC power. This noise gets into the sensitive control voltage line of the VCO. The PLL's loop filter tries to correct this, but if the ripple is too large or at a specific frequency, it can overwhelm the system. The VCO frequency then jitters too much, and the phase detector can't maintain a lock. This is why a \"clean\" power source is not a luxury; it's a necessity for stable BUC operation. Imagine trying to stand still on a shaking platform; that's what the VCO is trying to do with a noisy power supply. At Safari Microwave, when we design our high-power amplifiers, like our 3000W saturated power amplifier, we pay extreme attention to this. A stable PLL is fundamental to achieving the Low-Spurious performance our customers demand. It's a non-negotiable part of our design philosophy.<\/p>\n<h3>Key Components Affected by Power Ripple<\/h3>\n<table>\n<thead>\n<tr>\n<th style=\"text-align: left;\">Component<\/th>\n<th style=\"text-align: left;\">How Ripple Affects It<\/th>\n<th style=\"text-align: left;\">Consequence<\/th>\n<\/tr>\n<\/thead>\n<tbody>\n<tr>\n<td style=\"text-align: left;\"><strong>VCO<\/strong><\/td>\n<td style=\"text-align: left;\">Directly modulates the control voltage, causing frequency jitter.<\/td>\n<td style=\"text-align: left;\">Loss of frequency stability.<\/td>\n<\/tr>\n<tr>\n<td style=\"text-align: left;\"><strong>Charge Pump<\/strong><\/td>\n<td style=\"text-align: left;\"><a href=\"https:\/\/pmc.ncbi.nlm.nih.gov\/articles\/PMC11278738\/\" target=\"_blank\" rel=\"noopener noreferrer\">Introduces errors in the current pulses, affecting lock time.<\/a><sup id=\"fnref-3\"><a href=\"#fn-3\" class=\"footnote-ref\">3<\/a><\/sup><\/td>\n<td style=\"text-align: left;\">Slower locking or failure to lock.<\/td>\n<\/tr>\n<tr>\n<td style=\"text-align: left;\"><strong>Reference Input<\/strong><\/td>\n<td style=\"text-align: left;\">Can degrade the signal-to-noise ratio of the reference signal.<\/td>\n<td style=\"text-align: left;\">PLL sees a noisy reference.<\/td>\n<\/tr>\n<tr>\n<td style=\"text-align: left;\"><strong>Digital Logic<\/strong><\/td>\n<td style=\"text-align: left;\"><a href=\"https:\/\/ui.adsabs.harvard.edu\/abs\/1964IEEEP..52.1565L\/abstract\" target=\"_blank\" rel=\"noopener noreferrer\">Can cause logic level errors if ripple is severe.<\/a><sup id=\"fnref-4\"><a href=\"#fn-4\" class=\"footnote-ref\">4<\/a><\/sup><\/td>\n<td style=\"text-align: left;\">Unpredictable PLL behavior.<\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n<h2>How Can You Effectively Diagnose Power Supply Issues in Your BUC?<\/h2>\n<p>You suspect the power supply is the problem, but how can you be sure? Guessing is expensive and time-consuming. You need a clear, methodical way to test and confirm the issue.<\/p>\n<p><strong>To diagnose power supply issues, use an oscilloscope to measure the ripple on the BUC's DC input lines. <a href=\"https:\/\/resources.pcb.cadence.com\/blog\/how-to-measure-power-supply-ripple-on-an-oscilloscope\" target=\"_blank\" rel=\"noopener noreferrer\">Check the ripple under both no-load and full-load conditions.<\/a><sup id=\"fnref-5\"><a href=\"#fn-5\" class=\"footnote-ref\">5<\/a><\/sup> Compare this measurement against the BUC's specified power supply ripple tolerance to confirm if it's the root cause.<\/strong><\/p>\n<p><img decoding=\"async\" src=\"https:\/\/safarimw.com\/wp-content\/uploads\/2026\/05\/trace-noise.webp\" alt=\"Oscilloscope screen showing noisy DC power line\"><\/p>\n<p>Diagnosing this isn't black magic; it's about careful measurement. First, get a good oscilloscope with enough bandwidth. Connect your BUC to its power source and let it operate normally to simulate a real-world load. Now, probe the DC power input pins on the BUC itself. It's important to measure as close to the BUC as possible. Set your oscilloscope to AC coupling to remove the large DC offset, allowing you to see the small AC ripple riding on the DC voltage. Measure the peak-to-peak voltage of this ripple. <a href=\"https:\/\/en.wikipedia.org\/wiki\/Ripple_(electrical)\" target=\"_blank\" rel=\"noopener noreferrer\">A good power supply might have ripple under 50mV, while a noisy one could be hundreds of millivolts.<\/a><sup id=\"fnref-6\"><a href=\"#fn-6\" class=\"footnote-ref\">6<\/a><\/sup> I often see engineers make the mistake of measuring the power supply output with no load attached. This is misleading, as the BUC itself can draw current in a way that creates more noise. Always test under realistic operating conditions. Another useful tool is a spectrum analyzer with a near-field probe. You can use it to 'sniff' around the power supply circuitry on the board to identify sources of RF noise that might be coupling onto the power lines. This can help pinpoint noisy components, like a switching regulator, that might be the root cause. It&rsquo;s how you find those tough, intermittent problems.<\/p>\n<h3>Quick Diagnostic Checklist<\/h3>\n<table>\n<thead>\n<tr>\n<th style=\"text-align: left;\">Step<\/th>\n<th style=\"text-align: left;\">Action<\/th>\n<th style=\"text-align: left;\">What to Look For<\/th>\n<\/tr>\n<\/thead>\n<tbody>\n<tr>\n<td style=\"text-align: left;\"><strong>1. Visual Check<\/strong><\/td>\n<td style=\"text-align: left;\">Inspect power supply capacitors for bulging or leaks.<\/td>\n<td style=\"text-align: left;\">Physical signs of component failure.<\/td>\n<\/tr>\n<tr>\n<td style=\"text-align: left;\"><strong>2. No-Load Test<\/strong><\/td>\n<td style=\"text-align: left;\">Measure ripple at the PSU output without the BUC connected.<\/td>\n<td style=\"text-align: left;\">Baseline ripple of the power supply unit.<\/td>\n<\/tr>\n<tr>\n<td style=\"text-align: left;\"><strong>3. Full-Load Test<\/strong><\/td>\n<td style=\"text-align: left;\">Measure ripple at the BUC's power input while it's active.<\/td>\n<td style=\"text-align: left;\">Ripple under real-world load. This is the key measurement.<\/td>\n<\/tr>\n<tr>\n<td style=\"text-align: left;\"><strong>4. Compare Specs<\/strong><\/td>\n<td style=\"text-align: left;\">Check the BUC's datasheet for its maximum allowed ripple.<\/td>\n<td style=\"text-align: left;\">Is the measured ripple exceeding the specification?<\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n<h2>What Are the Best Design Practices to Prevent PLL Unlock?<\/h2>\n<p>Finding the problem is one thing, but preventing it is better. You want a robust BUC design that won't fail in the field. How do you build a power supply circuit that guarantees a stable PLL?<\/p>\n<p><strong>To prevent PLL unlock, incorporate robust power supply design from the start. Use a dedicated linear regulator for the PLL circuit. Add sufficient filtering with bypass capacitors close to the PLL IC. Most importantly, <a href=\"https:\/\/www.analog.com\/en\/resources\/analog-dialogue\/articles\/what-are-the-basic-guidelines-for-layout-design-of-mixed-signal-pcbs.html\" target=\"_blank\" rel=\"noopener noreferrer\">separate the analog and digital ground planes to isolate sensitive circuits from digital noise.<\/a><sup id=\"fnref-7\"><a href=\"#fn-7\" class=\"footnote-ref\">7<\/a><\/sup><\/strong><\/p>\n<p><img decoding=\"async\" src=\"https:\/\/safarimw.com\/wp-content\/uploads\/2026\/05\/Ground-separate.webp\" alt=\"Circuit board layout showing separate ground planes\"><\/p>\n<p>From my 20 years of experience, preventing the problem at the design stage saves countless hours of rework. It comes down to three main rules. First, isolate sensitive circuits. The PLL's power rail should be separate from noisy digital circuits. We use a dedicated Low-Dropout (LDO) linear regulator just for the PLL. LDOs are excellent at rejecting power supply noise. Second, use aggressive filtering. Place a combination of capacitors&mdash;a larger one (e.g., 10uF) for low-frequency ripple and smaller ones (e.g., 0.1uF, 10nF) for high-frequency noise&mdash;right next to the power pins of the PLL chip. This shunts noise to the ground before it can enter the chip. Third, a solid ground plane is everything. We design our boards with separate analog and digital ground planes, connected only at a single point. This stops noisy digital return currents from flowing under our sensitive analog PLL circuits. Following these rules makes our products, like our ultra-wideband linear amplifiers that go up to 110GHz, incredibly stable and reliable. For those designs, phase matching is critical, and a noisy PLL would destroy that performance. This isn't just theory; it's a practice we implement in every product we ship.<\/p>\n<h3>Design Best Practices<\/h3>\n<table>\n<thead>\n<tr>\n<th style=\"text-align: left;\">Technique<\/th>\n<th style=\"text-align: left;\">Description<\/th>\n<th style=\"text-align: left;\">Why It Works<\/th>\n<\/tr>\n<\/thead>\n<tbody>\n<tr>\n<td style=\"text-align: left;\"><strong>Linear Regulators (LDOs)<\/strong><\/td>\n<td style=\"text-align: left;\">Use an LDO to power the PLL and VCO.<\/td>\n<td style=\"text-align: left;\"><a href=\"https:\/\/en.wikipedia.org\/wiki\/Power_supply_rejection_ratio\" target=\"_blank\" rel=\"noopener noreferrer\">High Power Supply Rejection Ratio (PSRR) cleans the DC rail.<\/a><sup id=\"fnref-8\"><a href=\"#fn-8\" class=\"footnote-ref\">8<\/a><\/sup><\/td>\n<\/tr>\n<tr>\n<td style=\"text-align: left;\"><strong>Decoupling Capacitors<\/strong><\/td>\n<td style=\"text-align: left;\"><a href=\"http:\/\/people.ece.umn.edu\/groups\/VLSIresearch\/papers\/2009\/TVLSI09_ActiveDecap.pdf\" target=\"_blank\" rel=\"noopener noreferrer\">Place capacitors of different values close to the IC pins.<\/a><sup id=\"fnref-9\"><a href=\"#fn-9\" class=\"footnote-ref\">9<\/a><\/sup><\/td>\n<td style=\"text-align: left;\">Provides a local source of clean power and shunts noise.<\/td>\n<\/tr>\n<tr>\n<td style=\"text-align: left;\"><strong>Separate Ground Planes<\/strong><\/td>\n<td style=\"text-align: left;\">Keep analog and digital grounds separate on the PCB.<\/td>\n<td style=\"text-align: left;\">Prevents digital noise from coupling into sensitive analog circuits.<\/td>\n<\/tr>\n<tr>\n<td style=\"text-align: left;\"><strong>Ferrite Beads<\/strong><\/td>\n<td style=\"text-align: left;\">Place a ferrite bead in series on the power supply line.<\/td>\n<td style=\"text-align: left;\"><a href=\"https:\/\/en.wikipedia.org\/wiki\/Ferrite_bead\" target=\"_blank\" rel=\"noopener noreferrer\">Acts as a filter to block high-frequency noise.<\/a><sup id=\"fnref-10\"><a href=\"#fn-10\" class=\"footnote-ref\">10<\/a><\/sup><\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n<h2>Conclusion<\/h2>\n<p>Solving BUC PLL unlock issues often means looking beyond the reference signal. A clean, well-filtered power supply is the foundation of a reliable system. Focus on power integrity first.<\/p>\n<hr><div class=\"footnotes\"><hr><ol><li id=\"fn-1\"><p>\"Reduction of noise induced by power supply lines using phase ...\", https:\/\/pubmed.ncbi.nlm.nih.gov\/36461473\/. Research and application notes on RF circuit design confirm that power supply noise, or ripple, is a primary cause of instability and lock failure in Phase-Locked Loops (PLLs) by injecting noise into sensitive control nodes. Evidence role: general_support; source type: paper. Supports: That excessive power supply ripple is a known and significant cause of Phase-Locked Loop (PLL) unlock failures in RF systems..\r <a href=\"#fnref-1\" class=\"footnote-backref\">&#8617;<\/a><\/p><\/li><li id=\"fn-2\"><p>\"The Basics of Voltage Controlled Oscillators (VCOs) and ... - DigiKey\", https:\/\/www.digikey.com\/en\/articles\/the-basics-of-voltage-controlled-oscillators-vcos. Educational materials and component datasheets on VCOs explain their inherent sensitivity to power supply variations, a phenomenon known as 'pushing,' where changes in supply voltage directly affect the output frequency. Evidence role: mechanism; source type: education. Supports: That VCOs are inherently sensitive to variations on their power supply lines, a characteristic often quantified as 'VCO pushing' or 'power supply sensitivity.'.\r <a href=\"#fnref-2\" class=\"footnote-backref\">&#8617;<\/a><\/p><\/li><li id=\"fn-3\"><p>\"A Low Mismatch Current Charge Pump Applied to Phase-Locked ...\", https:\/\/pmc.ncbi.nlm.nih.gov\/articles\/PMC11278738\/. Studies on PLL design demonstrate that power supply noise can affect the charge pump by creating mismatches or jitter in the current pulses, which in turn degrades the loop's dynamic performance, including increasing the time required to achieve lock. Evidence role: mechanism; source type: paper. Supports: That noise on the power supply rail of a charge pump can introduce timing jitter or amplitude errors in the current pulses, which can degrade PLL performance metrics like lock time and phase noise..\r <a href=\"#fnref-3\" class=\"footnote-backref\">&#8617;<\/a><\/p><\/li><li id=\"fn-4\"><p>\"Noise margins in digital integrated circuits - NASA ADS\", https:\/\/ui.adsabs.harvard.edu\/abs\/1964IEEEP..52.1565L\/abstract. Fundamentals of digital electronics establish that for logic gates to operate reliably, their supply voltage must remain within specified tolerances. Severe power supply ripple can violate these voltage margins, causing intermittent logic errors. Evidence role: mechanism; source type: education. Supports: That significant voltage drops or spikes on the power supply rail can cause the voltage to fall below the minimum high-level input voltage (VIH) or rise above the maximum low-level input voltage (VIL) of digital logic gates, leading to incorrect state interpretation..\r <a href=\"#fnref-4\" class=\"footnote-backref\">&#8617;<\/a><\/p><\/li><li id=\"fn-5\"><p>\"How to Measure Power Supply Ripple on an Oscilloscope\", https:\/\/resources.pcb.cadence.com\/blog\/how-to-measure-power-supply-ripple-on-an-oscilloscope. Test and measurement guides from electronics manufacturers emphasize the importance of measuring power supply ripple under full-load conditions, as the dynamic current draw of the device under test often reveals worst-case ripple that is not present in a no-load state. Evidence role: general_support; source type: other. Supports: That a comprehensive power supply ripple measurement involves testing under various load conditions, as the load itself can induce or exacerbate ripple and noise.. Scope note: The source would provide a general testing methodology, not one specific to BUCs, but the principle is directly applicable.\r <a href=\"#fnref-5\" class=\"footnote-backref\">&#8617;<\/a><\/p><\/li><li id=\"fn-6\"><p>\"Ripple (electrical) - Wikipedia\", https:\/\/en.wikipedia.org\/wiki\/Ripple_(electrical). Power supply design literature for sensitive analog circuits often specifies ripple targets in the tens of millivolts (e.g., &lt;50 mVp-p), while noting that unoptimized switching supplies can easily produce ripple of several hundred millivolts. Evidence role: statistic; source type: paper. Supports: That for sensitive analog and RF applications, power supply ripple is often specified to be well below 50mV peak-to-peak, while less regulated supplies can exhibit ripple in the hundreds of millivolts.. Scope note: The exact values can vary significantly depending on the specific application, voltage rail, and circuit sensitivity.\r <a href=\"#fnref-6\" class=\"footnote-backref\">&#8617;<\/a><\/p><\/li><li id=\"fn-7\"><p>\"What Are the Basic Guidelines for Layout Design of Mixed-Signal ...\", https:\/\/www.analog.com\/en\/resources\/analog-dialogue\/articles\/what-are-the-basic-guidelines-for-layout-design-of-mixed-signal-pcbs.html. Standard PCB design guidelines for mixed-signal systems advocate for the separation of analog and digital ground planes, connecting them at a single point (a 'star' ground), to prevent digital switching noise from contaminating sensitive analog circuits. Evidence role: general_support; source type: education. Supports: That separating analog and digital ground planes on a PCB is a standard and critical technique to prevent noisy return currents from the digital section from flowing through and corrupting the sensitive analog section..\r <a href=\"#fnref-7\" class=\"footnote-backref\">&#8617;<\/a><\/p><\/li><li id=\"fn-8\"><p>\"Power supply rejection ratio\", https:\/\/en.wikipedia.org\/wiki\/Power_supply_rejection_ratio. The Power Supply Rejection Ratio (PSRR) of a linear regulator quantifies its ability to block unwanted AC components (noise and ripple) from its input, preventing them from appearing on its output. LDOs selected for analog applications typically feature high PSRR across a wide frequency range. Evidence role: definition; source type: encyclopedia. Supports: That Power Supply Rejection Ratio (PSRR) is a measure of how well a circuit, such as an LDO, rejects ripple from its input supply, and that LDOs are specifically designed to have a high PSRR..\r <a href=\"#fnref-8\" class=\"footnote-backref\">&#8617;<\/a><\/p><\/li><li id=\"fn-9\"><p>\"[PDF] Design and Implementation of Active Decoupling Capacitor Circuits ...\", http:\/\/people.ece.umn.edu\/groups\/VLSIresearch\/papers\/2009\/TVLSI09_ActiveDecap.pdf. Best practices for power delivery network (PDN) design involve placing a parallel combination of decoupling capacitors with different values close to the IC power pins. This technique ensures a low-impedance supply path over a broad frequency range, with smaller capacitors targeting high-frequency noise and larger ones handling low-frequency demands. Evidence role: mechanism; source type: paper. Supports: That using multiple capacitors of different values (e.g., a large electrolytic for low frequencies and small ceramics for high frequencies) placed close to an IC's power pins creates a low-impedance path to ground across a wide frequency spectrum..\r <a href=\"#fnref-9\" class=\"footnote-backref\">&#8617;<\/a><\/p><\/li><li id=\"fn-10\"><p>\"Ferrite bead - Wikipedia\", https:\/\/en.wikipedia.org\/wiki\/Ferrite_bead. Component datasheets and electronics engineering resources explain that a ferrite bead functions as a frequency-dependent resistor, presenting a high impedance to high-frequency noise on a power line while allowing DC current to pass with minimal opposition. Evidence role: definition; source type: other. Supports: That ferrite beads are passive electronic components that act as high-frequency filters, exhibiting low impedance at DC and low frequencies but high impedance at high frequencies, thereby suppressing noise..\r <a href=\"#fnref-10\" class=\"footnote-backref\">&#8617;<\/a><\/p><\/li><\/ol><\/div>","protected":false},"excerpt":{"rendered":"<p>A BUC loses its lock, and your entire Satcom link goes down. You&#8217;ve checked the reference signal, but the problem persists. The real cause might be hiding in plain sight. PLL unlock issues in BUCs are often caused by excessive power supply ripple, not just an unstable reference signal.1 To fix this, focus on your [&hellip;]<\/p>\n","protected":false},"author":1,"featured_media":0,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"_seopress_robots_primary_cat":"none","_seopress_titles_title":"","_seopress_titles_desc":"","_seopress_robots_index":"","footnotes":""},"categories":[1],"tags":[],"class_list":["post-12392","post","type-post","status-publish","format-standard","hentry","category-blog"],"acf":[],"_links":{"self":[{"href":"https:\/\/safarimw.com\/da\/wp-json\/wp\/v2\/posts\/12392","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/safarimw.com\/da\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/safarimw.com\/da\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/safarimw.com\/da\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/safarimw.com\/da\/wp-json\/wp\/v2\/comments?post=12392"}],"version-history":[{"count":5,"href":"https:\/\/safarimw.com\/da\/wp-json\/wp\/v2\/posts\/12392\/revisions"}],"predecessor-version":[{"id":12412,"href":"https:\/\/safarimw.com\/da\/wp-json\/wp\/v2\/posts\/12392\/revisions\/12412"}],"wp:attachment":[{"href":"https:\/\/safarimw.com\/da\/wp-json\/wp\/v2\/media?parent=12392"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/safarimw.com\/da\/wp-json\/wp\/v2\/categories?post=12392"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/safarimw.com\/da\/wp-json\/wp\/v2\/tags?post=12392"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}